Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit

نویسندگان

  • Erdem Hokenek
  • Robert K. Montoye
چکیده

This paper presents a novel technique used in the multiply-add-fused (MAF) unit of the IBM RlSC System/6000* (RS/6000) processor for normalizing the floating-point results. Unlike the conventional procedures applied thus far, the so-called leading-zero anticipator (LZA) of the RS/SOOO carries out processing of the leading zeros and ones in parallel with floating-point addition. Therefore, the new circuitry reduces the total latency of the MAF unit by enabling the normalization and addition to take place in a single cycle.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Comments on “Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition”

I have read with a great interest the above article by H. Suzuki et al. I am familiar with their work, and I found their approach interesting. The idea used to simplify the leading zero anticipator (LZA) I found innovative and an improvement over the one used in the IBM RS/6000. One of the critical parts of their LZA circuit is the leading zero detector (referred as leading zero counter in the ...

متن کامل

Floating - point Unit ( FPU ) Designs with Nano - electromechanical ( NEM ) Relays

Nano-electromechanical (NEM) relays are an alternative to CMOS transistors as the fabric of digital circuits. Circuits with NEM relays offer energy-efficiency benefits over CMOS since they have zero leakage power and are strategically designed to maintain throughput that is competitive with CMOS despite their slow actuation times. The floating-point unit (FPU) is the most complex arithmetic uni...

متن کامل

POWER2 instruction cache unit

Introduction IBM introduced the POWER-based RISC System/6000@ (RS/6000) workstation in February of 1990. This system was well received in the industry and helped IBM capture a sizable share of the workstation market. The POWER2TM processor goals were to build on the strengths of the original POWER design and to overcome its shortcomings. The POWER and POWER2 systems partition instruction proces...

متن کامل

POWER3: The next generation of PowerPC processors

The POWER3 processor is a high-performance microprocessor which excels at technical computing. Designed by IBM and deployed in various IBM RS/6000 systems, the superscalar RISC POWER3 processor boasts many advanced features which give it exceptional performance on challenging applications from the workstation to the supercomputer level. In this paper, we describe the microarchitectural features...

متن کامل

Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition - Solid-State Circuits, IEEE Journal of

This paper describes a new leading-zero anticipatory (LZA) logic for high-speed floating-point addition (FADD). This logic carries out the pre-decoding for normalization concurrently with addition for the significand. It also performs the shift operation of normalization in parallel with the rounding operation. The use of simple Boolean algebra allows the proposed logic to be constructed from a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IBM Journal of Research and Development

دوره 34  شماره 

صفحات  -

تاریخ انتشار 1990